

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

Г	APPLICATION NO.	F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
	10/660,254		09/11/2003	Eric D. Groen	X-1359 US	5349	
	24309	7590	10/04/2006		EXAMINER		
	XILINX, IN	INC			FILE, ERIN M		
	ATTN: LEG	AL DEP	DEPARTMENT		T	D 4 DED 3 H 13 4D CD	
	2100 LOGIC	C DR			ART UNIT	PAPER NUMBER	
	SAN JOSE,	CA 951	124		2611		
					DATE MAILED: 10/04/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
		10/660,254	GROEN ET AL.					
	Office Action Summary	Examiner	Art Unit					
	·	Erin M. File	2611					
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE is a savilable under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. It is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).					
Status			•					
•	Responsive to communication(s) filed on 11 Se							
'=	•—	action is non-final.						
3)								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
5)□ 6)⊠ 7)⊠	Claim(s) 1-24 is/are pending in the application.  4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 1-6,8-23 is/are rejected.  Claim(s) 7 and 27 is/are objected to.  Claim(s) are subject to restriction and/or	vn from consideration.						
Applicat	ion Papers	·						
9) ☐ The specification is objected to by the Examiner.  10) ☑ The drawing(s) filed on 11 September 2003 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority (	under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
Attachmer	ot(s)							
	ce of References Cited (PTO-892)	4) Interview Summary						
3) 🔯 Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date 2/10/2004.	Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:						

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35
 U.S.C. 102 that form the basis for the rejections under this section made in this
 Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 4, and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Ducaroir et al. (U.S. Pub. No. 2001/0043648).

### Claim 1, Ducaroir discloses:

- first clock data recovery circuitry for receiving first serial data and recovering a first recovered clock from the first serial data ([0020], lines 17-18, 21-23);
- the transceiver provides the first recovered clock and a reference clock and the first serial data to a circuit portion of the transceiver ([0020], lines 14-16, 21-23);
- the circuit portion uses one of the first recovered clock and the reference clock for subsequent processing of the first serial data ([0020], the receiver is synchronized by the recovered clock where data is converted to parallel, transferred to the transmitter and where it is re-serialized with the reference clock).

Page 3

Art Unit: 2611

Claim 4, Ducaroir further discloses first serial data is an RX serial bit stream ([0020], lines 17-18).

#### Claim 6, Ducaroir discloses:

- first circuitry for receiving first serial data and recovering a first recovered clock based on the first serial data, wherein the first circuitry provides the first recovered clock to a first clock based functionality ([0020], lines 16-18, 21-23);
- second circuitry for generating and providing a reference clock to a second clock based functionality ([0020], lines 14-16);
- the first and second clock based functionalities concurrently perform processing functions using the first recovered clock and the reference clock, respectively ([0020]).
- 3. The following is a quotation of the appropriate paragraphs of 35
  U.S.C. 102 that form the basis for the rejections under this section made in this
  Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 8, 22, 23 are rejected under 35 U.S.C. 102(e) as being anticipated by Ziegler et al. (U.S. Pub. No. 2003/0112798).

Art Unit: 2611

Claim 8, circuitry for receiving a plurality of input serial data streams (Ziegler discloses receiving a first serial bit stream ([0021], lines 1-2 and receiving a second serial bit stream [0021], lines 4-5); clock data recovery circuitry for recovering a corresponding plurality of recovered clocks based on the plurality of input serial data streams; and logic for selecting from the plurality of input serial data streams and for providing at least one outgoing serial data stream to an outgoing transmit block (Ziegler discloses recovering a first recovered clock from the first serial bit stream [0023], lines 39-41 and recovering a second recovered clock from the second serial bit stream ([0023], lines 42-44); wherein the logic provides each received input serial data stream of the plurality of input serial data streams to the outgoing transmit block based upon each corresponding recovered clock of the plurality of corresponding recovered clocks ([0021], lines 6-12).

Claim 9, Ziegler further discloses the outgoing transmit block is a transmitter port ([0021], lines 6-12).

Claim 22, Ziegler discloses receiving a first serial bit stream ([0021], lines 1-2) and recovering a first recovered clock from the first serial bit stream ([0023], lines 39-41); providing the first clock to a first circuit portion ([0029], line 5-7, A-FIFO-1314 is controlled by first extracted clock); receiving a second serial bit stream ([0021], lines 4-5) and recovering a second recovered clock from the second serial bit stream ([0023], lines 42-44); providing the second clock to a second circuit portion ([0029], line 5-7, B-FIFO-1334 is controlled by second extracted clock); providing a reference clock to a third circuit portion ([0029], lines 1-3, A-

FIFO-2318 and B-FIFO-2338 are controlled both by the same reference clock 322); and concurrently performing processing functions in the processing block using the first and second clocks and the reference clock ([0029], the read and write operations of both A and B FIFOs occur simultaneously).

Claim 23, Ziegler discloses receiving a plurality of input data streams (Ziegler discloses receiving a first serial bit stream ([0021], lines 1-2 and receiving a second serial bit stream [0021], lines 4-5); recovering a corresponding plurality of clocks based on the plurality of input data streams (Ziegler discloses recovering a first recovered clock from the first serial bit stream [0023], lines 39-41 and recovering a second recovered clock from the second serial bit stream ([0023], lines 42-44); determining at least one output port for providing outgoing data streams ([002], lines 6-12); and providing each input data stream of the plurality of input data streams to the at least one output port based upon each corresponding recovered clock of the corresponding plurality of recovered clocks([002], lines 1-12, each of the first and second serial data streams is clocked by the first and second recovered clocks, respectively).

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ducaroir et al. (U.S. Pub. No. 2001/0043648) as applied to claim 1 above, and further in view of Ziegler et al. (U.S. Pub. No. 2003/0112798).

Claim 2, Ducaroir fails to discloses a second clock data recovery circuitry for receiving second serial data and recovering a second recovered clock from the second serial data, wherein the transceiver provides the second serial data to the circuit portion and wherein the circuit portion uses one of the first recovered clock, the second recovered clock and the reference clock for subsequent processing of one of the first and second serial data. However, Ziegler discloses circuitry for receiving a plurality of input serial data streams (Ziegler discloses receiving a first serial bit stream ([0021], lines 1-2 and receiving a second serial bit stream [0021], lines 4-5); clock data recovery circuitry for recovering a corresponding plurality of recovered clocks based on the plurality of input serial data streams; and logic for selecting from the plurality of input serial data streams and for providing at least one outgoing serial data stream to an outgoing transmit block (Ziegler discloses recovering a first recovered clock from the first serial bit stream [0023], lines 39-41 and recovering a second recovered clock from the second serial bit stream ([0023], lines 42-44); the transceiver provides the second serial data to the circuit portion and wherein the circuit portion uses one of the first recovered clock, the second recovered clock and the reference clock for subsequent processing of one of the first and second serial data ([0029], lines 5-8). Because Zeigler discloses that his serial data clock recovery and transmission method has the advantages of decreased cost and reduced data

Art Unit: 2611

skew ([0005], lines 14-17), it would have been obvious to one skilled in the art at the time of invention to incorporate the serial data clock recovery and transmission method as disclosed by Zeigler into the invention of Ducaroir.

Because Zeigler discloses that his serial data clock recovery and transmission method has the advantages of decreased cost and reduced data skew ([0005], lines 14-17), it would have been obvious to one skilled in the art at the time of invention to incorporate the serial data clock recovery and transmission method as disclosed by Zeigler into the invention of \_\_\_\_\_.

Ducaroir et al. (U.S. Pub. No. 2001/0043648) as applied to claim 1 above, and further in view of Ziegler et al. (U.S. Pub. No. 2003/0112798) and .

Claim 3, Ducaroir fails to discloses delay locked loop circuitry for receiving second serial data and produces a second recovered clock from the second serial data, wherein the transceiver provides the second serial data to the circuit portion and wherein the circuit portion uses one of the first recovered clock, the second recovered clock and the reference clock for subsequent processing of one of the first and second serial data. However, Ziegler discloses circuitry for receiving a plurality of input serial data streams (Ziegler discloses receiving a first serial bit stream ([0021], lines 1-2 and receiving a second serial bit stream [0021], lines 4-5); clock data recovery circuitry for recovering a corresponding plurality of recovered clocks based on the plurality of input serial data streams; and logic for selecting from the plurality of input serial data streams and for

providing at least one outgoing serial data stream to an outgoing transmit block (Ziegler discloses recovering a first recovered clock from the first serial bit stream [0023], lines 39-41 and recovering a second recovered clock from the second serial bit stream ([0023], lines 42-44); the transceiver provides the second serial data to the circuit portion and wherein the circuit portion uses one of the first recovered clock, the second recovered clock and the reference clock for subsequent processing of one of the first and second serial data ([0029], lines 5-8). Because Zeigler discloses that his serial data clock recovery and transmission method has the advantages of decreased cost and reduced data skew ([0005], lines 14-17), it would have been obvious to one skilled in the art at the time of invention to incorporate the serial data clock recovery and transmission method as disclosed by Zeigler into the invention of Ducaroir. Zeigler fails to disclose delay locked loop circuitry for receiving second serial data and produces a second recovered clock from the second serial data, However, Talbot discloses a clock recovery delay locked loop for providing a recover clock ([0066], lines 6-7). Because delay locked loops are well known in the art for clock recovery without the cost of hardware intensive oscillators, it would have been obvious to one skilled in the art at the time of invention to incorporate the delay locked loop as disclosed by Zeigler into the combined invention of Ducaroir and Zeigler.

8. Claims 5, 10, 11, 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ducaroir et al. (U.S. Pub. No. 2001/0043648) in view of Jordan et al. (U.S. 2004/0133734).

Art Unit: 2611

Claim 5, Although Ducaroir fails to disclose a programmable logic fabric for implementing these functions, Jordan discloses a programmable logic fabric portion ([0081], line 6). Jordan further discloses that the programmable logic fabric provides the advantage of flexibility in the configuration of functional models ([0081], lines 10-12). Because of this advantage it would have been obvious to one skilled in the art at the time of invention to incorporate the programmable logic fabric as disclosed by Jordan into the invention of Ducaroir. Claims 10, 14, Ducaroir discloses clock recovery circuitry coupled to receive a high data rate input data stream, wherein the clock recovery circuitry for recovers a recovered clock based on the high data rate input data stream ([0020], the receiver is synchronized by the recovered clock where data is converted to parallel, transferred to the transmitter and where it is re-serialized with the reference clock); and performs subsequent processing based on one of the recovered clock and a reference clock. Although Ducaroir fails to disclose a programmable logic fabric for implementing these functions, Jordan discloses a programmable logic fabric portion (Jordan, [0081]). Jordan further discloses that the programmable logic fabric provides the advantage of flexibility in the configuration of functional models ([0081], lines 10-12). Because of this advantage it would have been obvious to one skilled in the art at the time of invention to incorporate the programmable logic fabric as disclosed by Jordan into the invention of Ducaroir.

Claim 11, Ducaroir further discloses the high data rate input data stream is received according to a first protocol (serial data) and is converted to a second

Art Unit: 2611

protocol (parallel) by the deserializer (performs a function, the programmable function fabric is disclosed by Jordan in Claim 10 above), based on the recovered clock ([0015], lines 1-4).

Claim 12, Ducaroir further discloses transmit circuitry coupled to receive the converted high rate input data stream in the second protocol, wherein the programmable logic fabric portion provides the converted high data rate input data stream in the second protocol based on the recovered clock (transmit circuitry receives parallel data and uses recovered clock to convert to serial data for transmission, [0015], [0020]).

Claim 15, wherein the high data rate input data stream is received according to a first protocol (data received serially, [0015], lines 1-4).

Claim 16, the high data rate input data stream is converted to a second protocol based on the recovered clock (data converted to parallel using recovered clock, ([0015], lines 1-4).

9. Claims 12, 13, 17, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ducaroir et al. (U.S. Pub. No. 2001/0043648) and Jordan et al. (U.S. 2004/0133734) as applied to claims 11 and 16 above, and further in view of Ziegler et al. (U.S. Pub. No. 2003/0112798).

Claim 13, although neither Ducaroir nor Jordan discloses a second clock recovery circuit for recovering a second recovered clock based on an I/O serial data stream, Zeigler discloses recovering a second recovered clock from a serial bit stream ([0023], lines 42-44). Because Zeigler discloses that his serial data

clock recovery and transmission method has the advantages of decreased cost and reduced data skew ([0005], lines 14-17), it would have been obvious to one skilled in the art at the time of invention to incorporate the serial data clock recovery and transmission method as disclosed by Zeigler into the combined invention of Ducaroir and Jordan.

Claim 17, although neither Ducaroir nor Jordan discloses the recovered clock is a first recovered clock, further comprising recovering a second recovered clock based on a transmitter clock. Because Zeigler discloses that his serial data clock recovery and transmission method has the advantages of decreased cost and reduced data skew ([0005], lines 14-17), it would have been obvious to one skilled in the art at the time of invention to incorporate the serial data clock recovery and transmission method as disclosed by Zeigler into the combined invention of Ducaroir and Jordan.

Claim 18, Zeigler further discloses transmitting the converted high data rate input data stream in the second protocol based on the second recovered clock ([0021]).

10. Claims 19-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ziegler et al. (U.S. Pub. No. 2003/0112798) in view of Akita et al. (U.S. Pub. No. 2005/0025496).

Claim 19, Ziegler discloses receiving a first serial bit stream ([0021], lines 1-2) and recovering a first recovered clock from the first serial bit stream ([0023], lines 39-41); receiving a second serial bit stream ([0021], lines 4-5) and recovering a

second recovered clock from the second serial bit stream ([0023], lines 42-44); providing the first and second recovered clocks and a reference clock to a circuit portion ([0029], lines 5-8). Ziegler fails to disclose within the circuit portion, choosing among the first and second recovered clocks and the reference clock for subsequent processing. However, Akita discloses choosing between a first and second recovered clocks for further signal processing ([0015]). Because this clock selection allows better synchronization of the data and clock, it would heave been obvious to one skilled in the art at the time of invention to incorporate the clock selection means as disclosed by Akita into the invention of Ziegler.

Claim 20, Ziegler further discloses the first serial data is an RX serial bit stream (fig. 2, 226).

Claim 21, Ziegler further discloses the second serial bit stream is a TX serial bit stream (fig. 2, 244).

#### Allowable Subject Matter

11. Claims 7 and 24 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Claim Objections

12. Claims 4, 9, 20, and 21 are objected to because of the following informalities:

Claim 9, in line 2, the acronym PMA must be properly defined.

Claims 4, 20, 21, the terms RX and TX should be properly defined as receive and transmit.

Appropriate correction is required.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Erin M. File whose telephone number is (571)272-6040. The examiner can normally be reached on M-F 10:00-6:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad Ghayour can be reached on (571) 272-3021. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2611

Page 14

9/29/2006

MOHAMMED GHAYOUR